Abstract-The growth, fabrication, and performance of Al 0.5 Ga 0.5 N/AlN/GaN high-electron-mobility transistors (HEMTs) with a total barrier thickness of 7 nm are reported. An optimized surface passivation and an ohmic recess etch yield HEMTs exhibiting 0.72 S/mm peak extrinsic dc transconductance at a current density of 0.47 A/mm. Devices with a gate length of 90 nm achieve 78 GHz unity-current-gain frequency and up to 166 GHz maximum frequency of oscillation. The minimum noise figure at 10 GHz is 0.52 dB with an associated gain of 9.5 dB.
I. INTRODUCTION

T
HIN-BARRIER
high-electron-mobility transistors (HEMTs) based on the III-nitride material system are an active area of research for millimeter-wave applications [1] . State-of-the-art approaches involve relatively thick (> 200 Å), x ∼ 25% Al x Ga 1−x N barriers [2] , [3] ; ultrathin (< 40 Å), binary AlN barriers [4] , [5] ; thin x = 40% and ultrathin x = 72% Al x Ga 1−x N barriers [6] , [7] ; and lattice-matched Al x In 1−x N barriers [8] , [9] . Within very high (70%-100%) Al composition Al x (Ga, In) 1−x N barriers, a sharp electric field results from polarization-induced charge; this often necessitates an insulated-gate, or MISHFET, approach to ameliorate high gate leakage currents. Methods involving the growth of an Al x In 1−x N barrier are limited to lower temperatures than Al x Ga 1−x N, resulting in inferior surface morphology.
In this letter, the traditional, uninsulated Al x Ga 1−x N HEMT structure is investigated at an Al composition of 50%. The challenges presented by this thin-barrier material are twofold: 1) to effectively passivate the surface to mitigate surface depletion and transient trapping effects and 2) to achieve a low-resistivity, alloyed ohmic contact.
II. MATERIAL DESIGN AND CHARACTERIZATION
In order to efficiently modulate the two-dimensional electron gas (2DEG) and minimize short-channel effects, the ratio of the gate length L G to the distance d between the gate metal and the center of the 2DEG should be 10-15 [10] . In this letter, d was scaled to 7 nm. The epitaxial III-nitride layers were grown by metal-organic chemical vapor deposition on semi-insulating silicon carbide. These epitaxial layers consisted of, from top to bottom, a 20 Å GaN cap, 36 Å Al 0.5 Ga 0.5 N barrier, 15 Å AlN interbarrier, and a 1.8 μm compensation-doped Fe:GaN buffer. Coupled one-dimensional Schrödinger-Poisson simulations [11] predict a 2DEG sheet density n s0 of 1.4 × 10 13 cm −2 ; the AlN interbarrier induces two-thirds of the 2DEG and improves hot-electron confinement, while the Al 0.5 Ga 0.5 N barrier layer induces the remaining one-third of the sheet density. The tunneling probability compared to an AlN-only barrier is reduced by the inclusion of the Al 0.5 Ga 0.5 N and GaN cap.
Lehighton measurements across the unpassivated 3 in. wafer revealed a sheet resistance of 405 ± 17 Ω/ . Fully passivated van der Pauw test structures indicate a sheet resistance R sh = 334 Ω/ , Hall mobility μ H = 1245 cm 2 /V · s, and 2DEG sheet density n s0 = 1.5 × 10 13 cm −2 , demonstrating excellent agreement with the simulations. The realized reduction in sheet resistance is indicative of effective surface passivation.
III. FABRICATION
After a standard wafer cleaning, the surface of the GaN cap layer was passivated with a ∼70 nm LPCVD SiN x film, which was grown using ammonia and dichlorosilane precursor gases at 820
• C and 250 mtorr. The deposition temperature, pressure, and flow ratio were optimized to minimize the interface trap density as described in [12] . Under these growth conditions, the refractive index was measured as 2.3 at a wavelength of 632 nm, indicating a silicon-rich film. The passivation was etched in subsequent mesa isolation and contact deposition steps using an NF 3 inductively coupled plasma reactive ion etch (ICP RIE).
Next, mesa isolation was achieved via a Cl 2 /Ar ICP RIE. Ohmic contacts were patterned with a self-aligned recess etch into the Al 0.5 Ga 0.5 N barrier layer using a low-bias Cl 2 /Ar ICP RIE [13] . The recess depth was characterized as a function of etch time and optimized for minimal ohmic contact resistance R c , achieving R c < 0.5 Ω · mm across more than one wafer. A recessed, Ti/Al/Ni/Au metallization alloyed at 820
• C yields 0741-3106/$26.00 © 2011 IEEE R c = 0.48 Ω · mm and R sh = 332 Ω/ . These values are tenable for millimeter-wave applications and an order of magnitude better than our non-recessed contacts (R c = 4.4 Ω · mm). Two-finger, U-shaped devices were fabricated. Electronbeam lithography was used to pattern gate openings in the SiN x of 90 and 170 nm, as measured by SEM. A second electronbeam lithography step was used to define and lift-off Ni-based, gamma-shaped, field-plated gates.
IV. HEMT CHARACTERIZATION AND DISCUSSION
Characterization consisted of the following measurements: dc, S-parameter, pulsed utilizing a DiVA D225 using 200 ns pulses and a 1 ms period, noise parameter using an ATN NP5 system, and RF large signal using an active load-pull system using a Maury LSNA. The direct measurement of the magnitude and phase of incident and reflected waves at six harmonics permitted the reconstruction of a dynamic load line.
A. Steady-State DC, Small Signal, and Pulsed DC
The dc output characteristic of a representative 2 × 100 μm HEMT with a 170 nm gate footprint, 1 μm source-gate spacing, 2 μm gate-drain spacing, and a gate pitch of 50 μm [ Fig. 1(a) ] shows an ON resistance of 2.1 Ω · mm and reasonably low output conductance. The transfer characteristic for this device [ Fig. 1(b) ] exhibits good pinchoff at a threshold voltage of −0.6 V and a peak extrinsic transconductance of 662 mS/mm. For these dc curves, the gate bias is limited to V GS < +0.8 V, beyond which the Schottky diode turns on. The breakdown voltage was characterized with a criterion of 1 mA/mm. The two-terminal breakdown was measured as V DGbr = 99 ± 8 V and the three-terminal breakdown was V DSbr = 88 ± 8 V using the drain-current injection technique [14] . The gate current |I G | at pinchoff (V GS = −0.6 V) under cold-FET conditions (V DS = 0 V) is below 0.5 μA/mm. This 2 × 100 μm device demonstrates a peak unity-currentgain frequency f T of 50 GHz and simultaneous maximum frequency of oscillation f max of 55 GHz at V DS = 5.5 V. The latter increases to f max = 105 GHz at V DS = 25 V, while f T drops to 40 GHz due primarily to thermal effects. At these respective biases, I G is −2 and −17 μA/mm.
The f max /f T ratio benefits from the reduced access resistance of a shorter source-gate spacing. A 2 × 50 μm HEMT with the gate footprint scaled to 90 nm and source-gate spacing halved to 0.5 μm exhibits a peak extrinsic transconductance of 722 mS/mm [ Fig. 2(a) ]; at the same bias, f T = 78.5 GHz and f max = 93 GHz [ Fig. 2(b) ]. After de-embedding the pad capacitances, f T,int = 91 GHz. The maximum frequency of oscillation increases to f max = 166 GHz with simultaneous f T = 57 GHz at V DS = 20 V. At these respective biases, the gate current I G is −0.3 and −4.0 μA/mm. The realized f T and f max are appropriate for millimeter-wave applications.
Pulsed
, and drain-lag (V DSq = 10 V, V GSq = −1.5 V) quiescent conditions reveal negligible gate lag and ∼6% drain lag in the knee region. This predicts low dc-RF dispersion under large-signal operation, which is confirmed by the full swing of the dynamic load line, in that there is negligible increase of the dynamic ON resistance at this bias [ Fig. 1(a)] [15] .
B. Noise Parameters
Noise parameter characterization of the same 2 × 100 μm HEMT with 170 nm gate footprint reveals a minimum noise figure F min < 1 dB through the 14 GHz measurement range (Fig. 3) . At 5 GHz, F min = 0.36 dB with an associated gain G A = 13.6 dB; at 10 GHz, F min = 0.52 dB with G A = 9.5 dB. These noise parameter results are among the lowest noise figures published for short-gate III-nitride HEMTs [16] . The low F min , low noise resistance, and high associated gain make this Al 0.5 Ga 0.5 N/AlN/GaN material structure an attractive platform for low-noise amplifier (LNA) monolithic microwave integrated circuit (MMIC) applications.
C. Large Signal
The 170-nm gate-footprint HEMTs with 2 × 100 μm layout were characterized under power-matched, continuous-wave (CW) class AB operation at 8 GHz. At V DS = 25 V when driven into compression, the device delivers 4.9 W/mm with 46% power-added efficiency (PAE) [Fig. 4(a) ]. As a function of drain bias, the evolution of output power and PAE when optimally matched for output power and driven into saturation is presented in Fig. 4(b) . The output power scales well with drain bias to 20 V, after which it is limited by a combination of self-heating, the small drain-lag, and output conductance.
V. CONCLUSION
High-Al content AlGaN/GaN HEMT structures with high sheet density and mobility have been demonstrated. Devices were fabricated using a method compatible with Chalmers' inhouse GaN MMIC process [17] . An LPCVD passivation mitigates the surface depletion effect induced by the thin barrier and results in low dc-RF dispersion; these findings are consistent with effective surface passivation. A recessed ohmic contact achieves low contact resistivity. The HEMTs exhibit excellent noise performance and transconductance; the high g m /I D ratio allows high gain even at low current densities. The future inclusion of a nitride or oxide gate dielectric would permit further forward bias of the gate to drive the transistor into saturation. The dc, pulsed, small-signal, noise parameter, and large-signal results indicate that this thin-barrier Al 0.5 Ga 0.5 N/AlN/GaN epitaxial platform is promising for realizing high-power highefficiency microwave and millimeter-wave MMICs, including LNAs, switches, and wideband power amplifiers.
